|
|
Partname: | XC3064A |
Description: | Logic Cell Array Family |
Manufacturer: | Xilinx Inc. |
Datasheet: | PDF (48.8K). Click here to download *) |
The XC3000A family has additional interconnect resources to drive the I-inputs of TBUFs driving horizontal Longlines. The CLB Clock Enable input can be driven from a second vertical Longline. These two additions result in more efficient and faster designs when horizontal Longlines are used for data bussing. |
|
![Click here to download XC3064A Datasheet](../../../pndecoder/datasheets/XILIX/img/000065.gif) Click here to download XC3064A Datasheet*) |
![](http://www.chipdocs.com/common/img/1x10t.gif) |
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|