|
|
Partname: | EDI88128C100NC |
Description: | 100ns; 5V power supply; 128K x 8 monolithic SRAM, SMD 5962-89598 |
Manufacturer: | |
Package: | SOJ |
Pins: | 32 |
Oper. temp.: | 0 to 70 |
Datasheet: | PDF (153K). Click here to download *) |
The device is also available as EDI88130C with an additional chip select line (CS2) which will automatically power down the device when proper logic levels are applied. The second chip select line (CS2) can be used to provide system memory security during power down in non-battery backed up systems and simplifiy decoding schemes in memory banking where large multiple pages of memory are required. The EDI88128C and the EDI88130C have eight bi-directional input-output lines to provide simultaneous access to all bits in a word. An automatic power down feature permits the on-chip circuitry to enter a very low standby mode and be brought back into operation at a speed equal to the address access time. |
|
Click here to download EDI88128C100NC Datasheet*) |
|
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|