The enable input G is held high, both the A Bus and B Bus become high impedance. The select inputs (SAB, SBA) can muiltiplex stored and real-time (transparent mode) data. Data on the A Bus or B Bus can be clocked into the registers on the positive going transition of either CAB or CBA clock inputs, respectively. All inputs are equipped with protection circuits against static discharge or transient excess voltage.