|
|
Partname: | TLK1002ARGERG4 |
Description: | DUAL SIGNAL CONDITIONING TRANSCEIVER |
Manufacturer: | Texas Instruments |
Datasheet: | PDF (618K). Click here to download *) |
The data paths tolerate up to 0.606 UI total input jitter. Signal retiming is performed by means of phase-locked loop (PLL) circuits. The retimed output signals are fed to VML output buffers, which provide output amplitudes of typical 1600mVp-p differential across the external 2x50 load. TLK1002A only requires a single 1.8 V supply voltage. Robust design avoids the necessity of special off-chip supply filtering. |
|
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|