The SN74LVC137A is designed for high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible. When the latch-enable (G2A) input is low, the SN74LVC137A acts as a decoder/demultiplexer. When G2A transitions from low to high, the address present at the inputs (A, B, and C) is stored in the latches. Further address changes are ignored, provided G2A remains high. The output-enable (G1 and G2B) inputs control the outputs independently of the select or latch-enable inputs. All of the outputs are forced high if G1 is low or G2B is high.