|
|
|
|
| Partname: | SN74LVC112APWLE |
| Description: | DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET |
| Manufacturer: | Texas Instruments |
| Package: | PW |
| Pins: | 16 |
| Oper. temp.: | -40 to 85 |
| Datasheet: | PDF (128K).
Click here to download *) |
The output levels in this configuration may not meet the minimum levels for VOH. Furthermore, this configuration is unstable; that is, it does not persist when either PRE or CLR returns to its inactive (high) level. |
|
Click here to download SN74LVC112APWLE Datasheet*) |
 |
| *)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|
