The nine flip-flops are edge-triggered D-type flip-flops. With the clock-enable (CLKEN) input low, the flip-flops store data on the low-to-high transitions of the clock. Taking CLKEN high disables the clock buffer, thus latching the outputs. The SN74BCT29823 has noninverting data (D) inputs. Taking the clear (CLR) input low causes the nine Q outputs to go low independent of the clock. A buffered output-enable (OE) input can be used to place the nine outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components. The output enable (OE) does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state. The SN74BCT29823 is characterized for operation from 0C to 70C. FUNCTION TABLE