|
|
Partname: | CD74HC109EE4 |
Description: | High Speed CMOS Logic Dual Positive-Edge-Triggered J-K Flip-Flops with Set and Reset |
Manufacturer: | Texas Instruments |
Datasheet: | PDF (291K). Click here to download *) |
The flip-flop is set and reset by active-low S and R, respectively. A low on both the set and reset inputs simultaneously will force both Q and Q outputs high. However, both set and reset going high simultaneously results in an unpredictable output condition. |
|
![Click here to download CD74HC109EE4 Datasheet](../../../pndecoder/datasheets/TI/img/009148.gif) Click here to download CD74HC109EE4 Datasheet*) |
![](http://www.chipdocs.com/common/img/1x10t.gif) |
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|