The device is organized as two 8-bit low-impedance switches with separate output-enable (OE) inputs. When OE is low, the switch is on, and data can flow from the A port to the B port, or vice versa. When OE is high, the switch is open, and the high-impedance state exists between the two ports.