|
|
Partname: | 74AUC126-1.5V |
Description: | Quadruple Bus Buffer Gate with 3-State Outputs |
Manufacturer: | Texas Instruments |
Datasheet: | PDF (78.9K). Click here to download *) |
The SN74AUC126 contains four independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low. To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. ORDERING INFORMATION |
|
![Click here to download 74AUC126-1.5V Datasheet](../../../pndecoder/datasheets/TI/img/011242.gif) Click here to download 74AUC126-1.5V Datasheet*) |
![](http://www.chipdocs.com/common/img/1x10t.gif) |
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|