These positive-edge-triggered flip-flops implement D-type flip-flop logic with a direct clear input. Data at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.