|
|
Partname: | LC371100SP |
Description: | 1 MEG (131072 words x 8 bits) Mask ROM Internal Clocked Silicon Gate |
Manufacturer: | SANYO Electric Co., Ltd. |
Datasheet: | PDF (80.3K). Click here to download *) |
The LC371100SP-20LV, LC371100SM-20LV and LC371100ST-20LV feature an access time of 200 ns, an OE access time of 80 ns, and a standby current of 4 A. Additionally, they provide high-speed access in 3.3-V systems (3.0 to 3.6 V) with a 150-ns access time and a 60ns OE access time. These ROMs adopt the JEDEC standard pin assignment which allows them to replace EPROM easily. To prevent bus line collisions in multi-bus microcontroller systems, pin 24 can be mask programmed to be either active high or active low. |
|
 Click here to download LC371100SP Datasheet*) |
 |
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|