|
|
Partname: | PI6C2302W |
Description: | Phase-locked loop clock driver |
Manufacturer: | |
Package: | SOIC |
Pins: | 8 |
Oper. temp.: | 0 to 70 |
Datasheet: | PDF (279K). Click here to download *) |
The PI6C2302 features a low-skew, low-jitter, phase-locked loop (PLL) clock driver. By connecting the feedback CLK_OUT output to the feedback FB_IN input, the propagation delay from the CLK_IN input to any clock output will be nearly zero. The PI6C2302 provides 2X CLK_IN on CLK_OUT output. |
|
![Click here to download PI6C2302W Datasheet](../../../pndecoder/datasheets/PERIC/img/000157.gif) Click here to download PI6C2302W Datasheet*) |
![](http://www.chipdocs.com/common/img/1x10t.gif) |
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|