|
|
Partname: | AN1406 |
Description: | DESIGNING WITH PECL (ECL AT + 5.0) |
Manufacturer: | ON Semiconductor |
Datasheet: | PDF (108K). Click here to download *) |
The most obvious area to incorporate ECL into an otherwise CMOS/TTL design would be for a subsystem which requires very fast data or signal processing. Although this is the most obvious it may also be the least common. Because of the need for translation between ECL and CMOS/TTL technologies the performance gain must be greater than the overhead required to translate back and forth between technologies. With typical delays of six to seven nanoseconds for translating between technologies, a significant portion of the logic would need to be realized using ECL for the overall system performance to improve. However, for very high speed subsystem requirements ECL may very well provide the best system solution. Transmission Line Driving |
|
Click here to download AN1406 Datasheet*) |
|
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|