These multiplexers are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement transistors They consist of four 2-input multiplexers with common select and enable inputs When the enable input is at logical ``0'' the four outputs assume the values as selected from the inputs When the enable input is at logical ``1'' the outputs assume logical ``0'' Select decoding is done internally resulting in a single select input only