|
|
|
|
| Partname: | LP2994M |
| Description: | 2.2 V to 5.5 V, DDR termination regulator |
| Manufacturer: | National Semiconductor |
| Package: | SO |
| Pins: | 8 |
| Oper. temp.: | 0 to 125 |
| Datasheet: | PDF (257K).
Click here to download *) |
The LP2994 regulator is designed to provide a linear solution to meet the JEDEC SSTL-2 and SSTL-3 specifications (Series Stub Termination Logic) for active termination of DDRSDRAM. The device utilizes an internal operational amplifier to provide linear regulation of VTT without the need for expensive external components. The output stage prevents shoot through while delivering 1.5A continuous current and maintaining excellent load regulation. The LP2994 also incorporates an active low shutdown pin to tri-state the output during Suspend To Ram (STR) states. Patents Pending |
|
Click here to download LP2994M Datasheet*) |
 |
| *)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|
