These BCD-to-decimal decoders drivers consist of eight inverters and ten four-input NAND gates The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates Full decoding of BCD input logic ensures that all outputs remain off for all invalid (10 15) binary input conditions These decoders feature high-performance NPN output transistors designed for use as indicator relay drivers or as open-collector logic-circuit drivers The high-breakdown output transistors are compatible for interfacing with most MOS integrated circuits