The PLL using a charge pump and an internal loop filter multiplies this input frequency to create a maximum output frequency of four times the input The device includes a TRI-STATE control pin to disable the outputs while the PLL is still in lock This function allows for testing the board without having to wait to acquire the lock once the testing is complete (continued)