The PD4564323 is a high-speed 67,108,864-bit synchronous dynamic random-access memory, organized as 524,288 words x 32 bits x 4 banks. The synchronous DRAMs achieved high-speed data transfer using the pipeline architecture. All inputs and outputs are synchronized with the positive edge of the clock. The synchronous DRAMs are compatible with Low Voltage TTL (LVTTL). These products are packaged in 86-pin TSOP (II).