|
|
|
|
| Partname: | NT512S72V4PA0GR-8B |
| Description: | 512Mb: 64Mx72; SDRAM module based on 64Mx4 DRAM with SPD |
| Manufacturer: | |
| Package: | TSOP |
| Pins: | 168 |
| Oper. temp.: | 0 to 70 |
| Datasheet: | PDF (173K).
Click here to download *) |
The NANYA NT512S72V4PA0GR is a registered 168-Pin Synchronous DRAM Dual In-Line Memory Module (DIMM) organized as a 64Mx72 high-speed memory array. The DIMM uses eighteen 64Mx4 SDRAMs in 400 mil TSOP packages. The DIMM achieves high-speed data-transfer rates of 100MHz and 133MHz by employing a prefetch/pipeline hybrid architecture that synchronizes the output data to a system clock. |
|
Click here to download NT512S72V4PA0GR-8B Datasheet*) |
 |
| *)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|
