|
|
Partname: | SN74LS299N |
Description: | 8-bit shift/storage register with 3-stage outputs |
Manufacturer: | Motorola |
Package: | PDIP |
Pins: | 20 |
Oper. temp.: | 0 to 70 |
Datasheet: | PDF (255K). Click here to download *) |
The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Separate outputs are provided for flip-flops Q0 and Q7 to allow easy cascading. A separate active LOW Master Reset is used to reset the register. |
|
![Click here to download SN74LS299N Datasheet](../../../pndecoder/datasheets/MOT/img/002659.gif) Click here to download SN74LS299N Datasheet*) |
![](http://www.chipdocs.com/common/img/1x10t.gif) |
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|