|
|
|
|
| Partname: | SN74LS107AN |
| Description: | Dual JK negative edge-triggered flip-flop |
| Manufacturer: | Motorola |
| Package: | PDIP |
| Pins: | 14 |
| Oper. temp.: | 0 to 70 |
| Datasheet: | PDF (128K).
Click here to download *) |
The SN54 / 74LS107A is a Dual JK Flip-Flop with individual J, K, Direct Clear and Clock Pulse inputs. Output changes are initiated by the HIGH-to-LOW transition of the clock. A LOW signal on CD input overrides the other inputs and makes the Q output LOW. The SN54 / 74LS107A is the same as the SN54 / 74LS73A but has corner power pins. |
|
Click here to download SN74LS107AN Datasheet*) |
 |
| *)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|
