The common direct clear input and common clock input are connected to every circuit unit by the same way. Signal at the D inputs is transferred to Y outputs by D-type flip-flops on the positive-going edge of the clock pulse. If CLR is set to "L", outputs Y1-Y8 will be altogether set to "H" regardless of D1-D8 and CLK.