|
|
Partname: | SY69753ALHGTR |
Description: | 3.3V, 125Mbps, 125Mbps Clock and Data Recovery |
Manufacturer: | Micrel |
Datasheet: | PDF (493K). Click here to download *) |
The SY69753AL is a complete Clock Recovery and Data Retiming integrated circuit for OC-3/STS-3 applications at 155Mbps NRZ. The device is ideally suited for SONET/SDH/ATM applications and other high-speed data transmission systems. Clock recovery and data retiming is performed by synchronizing the on-chip VCO directly to the incoming data stream. The VCO center frequency is controlled by the reference clock frequency and the selected divide ratio. On-chip clock generation is performed through the use of a frequency multiplier PLL with a byte rate source as reference. |
|
![Click here to download SY69753ALHGTR Datasheet](../../../pndecoder/datasheets/MICRL/img/001021.gif) Click here to download SY69753ALHGTR Datasheet*) |
![](http://www.chipdocs.com/common/img/1x10t.gif) |
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|