|
|
|
|
| Partname: | MX97103 |
| Description: | ISDN S/T-PCI TRANSCEIVER |
| Manufacturer: | |
| Datasheet: | PDF (82.6K).
Click here to download *) |
The layer 1 block comprises of PDLL, DAC, RT and MFC functions. DPLL's function is to establish S/T frame synchronization. DAC resolves the contention issue for differnet TE accessing D channel at the same time. RT deals with the receiving S/T data extraction and put out the transmitted data at the corrent time slot. MFC is the multiframing S and Q channel control block. |
|
Click here to download MX97103 Datasheet*) |
 |
| *)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|
