|
|
Partname: | ISPLSI2096VE-100LT128 |
Description: | 100 MHz 3.3V in-system prommable superFAST high density PLD |
Manufacturer: | Lattice Semiconductor Corp. |
Package: | TQFP |
Pins: | 128 |
Oper. temp.: | -55 to 125 |
Datasheet: | PDF (160K). Click here to download *) |
The ispLSI 2096VE is a High Density Programmable Logic Device containing 96 Registers, six Dedicated Input pins, three Dedicated Clock Input pins, two dedicated Global OE input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 2096VE features in-system programmability through the Boundary Scan Test Access Port (TAP) and is 100% IEEE 1149.1 Boundary Scan Testable. The ispLSI 2096VE offers non-volatile reprogrammability of the logic, as well as the interconnect to provide truly reconfigurable systems. |
|
Click here to download ISPLSI2096VE-100LT128 Datasheet*) |
|
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|