|
|
Partname: | ISL9000IRPPZ |
Description: | Dual LDO with Low Noise, Very High PSRR, and Low IQ |
Manufacturer: | Intersil Corp. |
Datasheet: | PDF (231K). Click here to download *) |
The device integrates an individual Power-On-Reset (POR) function for each output. The POR delay for VO2 can be externally programmed by connecting a timing capacitor to the CPOR pin. The POR delay for VO1 is internally fixed at approximately 2ms. A reference bypass pin is also provided for connecting a noise filtering capacitor for low noise and high-PSRR applications. |
|
![Click here to download ISL9000IRPPZ Datasheet](../../../pndecoder/datasheets/INTRS/img/003451.gif) Click here to download ISL9000IRPPZ Datasheet*) |
![](http://www.chipdocs.com/common/img/1x10t.gif) |
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|