|
|
Partname: | CD4027 |
Description: | CMOS Dual J-K Master-Slave Flip-Flop |
Manufacturer: | Intersil Corp. |
Datasheet: | PDF (72.3K). Click here to download *) |
The CD4027BMS is useful in performing control, register, and toggle functions. Logic levels present at the J and K inputs along with internal self-steering control the state of each flipflop; changes in the flip-flop state are synchronous with the positive-going transition of the clock pulse. Set and reset functions are independent of the clock and are initiated when a high level signal is present at either the Set or Reset input. The CD4027BMS is supplied in these 16-lead outline packages: Braze Seal DIP |
|
![Click here to download CD4027 Datasheet](../../../pndecoder/datasheets/INTRS/img/003368.gif) Click here to download CD4027 Datasheet*) |
![](http://www.chipdocs.com/common/img/1x10t.gif) |
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|