|
|
Partname: | IW4053BDW |
Description: | Analog multiplexer demultiplexer, high-performance silicon-gate CMOS |
Manufacturer: | |
Package: | SOIC |
Pins: | 16 |
Oper. temp.: | -55 to 125 |
Datasheet: | PDF (191K). Click here to download *) |
These multiplexer circuits dissipate extremely low quiescent power over the full VCC -GND and VCC - VEE supply-voltage ranges, independent of the logic state of the control signals. When a logic "1"is present at the ENABLE input terminal all channels are off. The IW4053B is a triple 2-channel multiplexer having three separate digital control inputs, A, B, and C, and an enable input. Each control input selects one of a pair of channels which are connected in a single-pole double-throw configuration. Operating Voltage Range: 3.0 to 18 V Maximum input current of 1 A at 18 V over full packagetemperature range; 100 nA at 18 V and 25C Noise margin (over full package temperature range): 1.0 V min @ 5.0 V supply |
|
Click here to download IW4053BDW Datasheet*) |
|
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|