|
|
Partname: | PEF20571 |
Description: | DSP Embedded Line and Port Interface Controller |
Manufacturer: | Infineon Technologies AG |
Datasheet: | PDF (170K). Click here to download *) |
The DELIC Clock System Synchronization is described in the DELIC-LC PEB 20570/ DELIC-PB PEB 20571 Data Sheet, independent of the version (2.1 .. 3.1). As an addendum to chapter "DELIC Clock System Synchronization" of the DELICLC/DELIC-PB Data Sheet the following describes the system behaviour when using the VIP PEB 20590 or PEB 20591 in LT-T mode, for example when synchronizing to the Central Office. |
|
![Click here to download PEF20571 Datasheet](../../../pndecoder/datasheets/INFIN/img/000601.gif) Click here to download PEF20571 Datasheet*) |
![](http://www.chipdocs.com/common/img/1x10t.gif) |
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|