|
|
Partname: | HYB25D256800BT |
Description: | 256MBit Double Data Rata SDRAM |
Manufacturer: | Infineon Technologies AG |
Datasheet: | PDF (522K). Click here to download *) |
The 256Mb DDR SDRAM uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the 256Mb DDR SDRAM effectively consists of a single 2n-bit wide, one clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, onehalf-clock-cycle data transfers at the I/O pins. |
|
Click here to download HYB25D256800BT Datasheet*) |
|
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|