The LVC138A 3-line to 8-line decoder/demultiplexer is built using advanced dual metal CMOS technology. This device is designed for highperformance memory-decoding or data-routing applications requiring very short propagation delay times. In high performance memory systems, this decoder minimizes the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible. The conditions at the binary-select inputs and the three enable inputs select one of eight output lines. Two active-low enable inputs and one activehigh enable input reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications. Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system. The LVC138A has been designed with a 24mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.