ChipDocs - Datasheet Source for Semiconductor and Electronic Circuit Components
More than
12 598 334 
queries processed
Partname:IDT59920-7SOI
Description: LOW SKEW PLL CLOCK DRIVER TURBOCLOCK JR.
Manufacturer:Integrated Device Technology
Datasheet:PDF (65.3K).
Click here to download *)

The IDT59920A is a high fanout phase lock loop clock driver intended for high performance computing and data-communications applications. The IDT59920A has CMOS outputs. The IDT59920A maintains Cypress CY7B9920 compatibility while providing two additional features: Synchronous Output Enable (GND/ sOE), and Positive/Negative Edge Synchronization (VDDQ/PE). When the GND/sOE pin is held low, all outputs are synchronously enabled (CY7B9920 compatibility). However, if GND/sOE is held high, all outputs except Q2 and Q3 are synchronously disabled. Furthermore, when the VDDQ/PE is held high, all outputs are synchronized with the positive edge of the REF clock input (CY7B9920 compatibility). When VDDQ/PE is held low, all outputs are synchronized with the negative edge of REF.

Click here to download IDT59920-7SOI Datasheet
Click here to download IDT59920-7SOI Datasheet
*)
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership.
Free Electronics Engineering Subscription
Win Win Circuit - PCB,PCBA,Touch Screen,LED Lighting
Win Win Circuit LTD. PCB, PCBA, LCD Module
www.wwteq.com
COPYRIGHT 1997-2024 ChipDocs  ALL RIGHT RESERVED