ChipDocs - Datasheet Source for Semiconductor and Electronic Circuit Components
More than
12 925 256 
queries processed
Partname:IDT2309A-1HPGG
Description:3.3V ZERO DELAY CLOCK BUFFER
Manufacturer:Integrated Device Technology
Datasheet:PDF (56.1K).
Click here to download *)

The IDT2309A is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz. The IDT2309A is a 16-pin version of the IDT2305A. The IDT2309A accepts one reference input, and drives two banks of four low skew clocks. The -1H version of this device operates up to 133MHz frequency and has higher drive than the -1 device. All parts have on-chip PLLs which lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad. In the absence of an input clock, the IDT2309A enters power down. In this mode, the device will draw less than 12A for Commercial Temperature range and less than 25A for Industrial temperature range, and the outputs are tri-stated. The IDT2309A is characterized for both Industrial and Commercial operation.

Click here to download IDT2309A-1HPGG Datasheet
Click here to download IDT2309A-1HPGG Datasheet
*)
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership.
Free Electronics Engineering Subscription
Win Win Circuit - PCB,PCBA,Touch Screen,LED Lighting
Win Win Circuit LTD. PCB, PCBA, LCD Module
www.wwteq.com
COPYRIGHT 1997-2024 ChipDocs  ALL RIGHT RESERVED