|
|
Partname: | MK74ZD133F |
Description: | PLL and 32-output clock driver |
Manufacturer: | |
Package: | SSOP |
Pins: | 56 |
Oper. temp.: | 0 to 70 |
Datasheet: | PDF (116K). Click here to download *) |
The MK74ZD133 is a monolithic CMOS high speed clock driver that includes an on-chip PLL (Phase Locked Loop). Ideal for communications and other systems that require a large number of high-speed clocks, the unique combination of PLL and 32 outputs can eliminate oscillators and multiple low skew buffers. With 32 outputs included in one device, there is also no need to worry about chip-to-chip skew. The zero delay modes cause the input clock rising edge to be synchronized with all of the outputs' rising edges. |
|
Click here to download MK74ZD133F Datasheet*) |
|
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|