ChipDocs - Datasheet Source for Semiconductor and Electronic Circuit Components
More than
12 597 843 
queries processed
Partname:M1026-1Z-167.3280
Description:VCSO BASED CLOCK PLL WITH AUTOSWITCH
Manufacturer:
Datasheet:PDF (340K).
Click here to download *)

The M1025/26 is a VCSO (Voltage Controlled SAW Oscillator) based clock jitter attenuator PLL designed for clock jitter attenuation and frequency translation. The device is ideal for generating the transmit reference clock for optical network systems supporting up to 2.5Gb data rates. It can serve to jitter attenuate a stratum reference clock or a recovered clock in loop timing mode. The M1025/26 module includes a proprietary SAW (surface acoustic wave) delay line as part of the VCSO. This results in a high frequency, high-Q, low phase noise oscillator that assures low intrinsic output jitter.

Click here to download M1026-1Z-167.3280 Datasheet
Click here to download M1026-1Z-167.3280 Datasheet
*)
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership.
Free Electronics Engineering Subscription
Win Win Circuit - PCB,PCBA,Touch Screen,LED Lighting
Win Win Circuit LTD. PCB, PCBA, LCD Module
www.wwteq.com
COPYRIGHT 1997-2024 ChipDocs  ALL RIGHT RESERVED