|  | 
    
     |   |  
     | 
 
 
 
  | 
    | Partname: | ICS9179F-06 |  | Description: | Zero delay buffer |  | Manufacturer: |  |  | Package: | SSOP |  | Pins: | 48 |  | Oper. temp.: | 0 to 70 |  | Datasheet: | PDF (496K). Click here to download *)
 |  | The device is a buffer with low output to output skew. This is a zero delay buffer device, using an internal PLL. This buffer can be used for phase synchronization to a master clock. With the wide PLL loop BW, this buffer is compatible to Spread Spectrum input clocks from clock generator products such as the ICS9148-27. |  |  Click here to download ICS9179F-06 Datasheet*)
 |  |  |  | *)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |  |  |  |