ChipDocs - Datasheet Source for Semiconductor and Electronic Circuit Components
More than
480 530 
registered clients
Partname:ICS844101I-312
Description:FEMTOCLOCKS??? CRYSTAL-TO-LVDS 312.5MHZ FREQUENCY MARGINING SYNTHESIZER
Manufacturer:
Datasheet:PDF (179K).
Click here to download *)

The ICS844101I-312 is a low phase-noise frequency margining synthesizer and is a memHiPerClockSTM ber of the HiPerClockSTM family of high performance clock solutions from ICS. In the default mode, the device nominally generates a 312.5MHz LVDS output clock signal from a 25MHz crystal input. There is also a frequency margining mode available where the device can be programmed, using the serial interface, to vary the output frequency up or down from nominal in 2% steps. The ICS844101I-312 is provided in a 16pin TSSOP.

Click here to download ICS844101I-312 Datasheet
Click here to download ICS844101I-312 Datasheet
*)
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership.
Free Electronics Engineering Subscription
Win Win Circuit - PCB,PCBA,Touch Screen,LED Lighting
Win Win Circuit LTD. PCB, PCBA, LCD Module
www.wwteq.com
COPYRIGHT 1997-2024 ChipDocs  ALL RIGHT RESERVED