ChipDocs - Datasheet Source for Semiconductor and Electronic Circuit Components
More than
4 307 195 
components listed
Partname:HY57V281620HCST-P
Description:128Mbit (4 banks x 2M x 16bits) synchronous DRAM, LVTTL, 100MHz
Manufacturer:
Package:TSOP II
Pins:54
Oper. temp.:0 to 70
Datasheet:PDF (96K).
Click here to download *)

The Hynix HY57V281620HC(L)T is a 134,217,728bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth. HY57V281620HC(L)T is organized as 4banks of 2,097,152x16 HY57V281620HC(L)T is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output voltage levels are compatible with LVTTL. Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write cycles initiated by a single control command (Burst length of 1,2,4,8, or full page), and the burst count sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst read or write command on any cycle. (This pipelined design is not restricted by a `2N` rule.)

Click here to download HY57V281620HCST-P Datasheet
Click here to download HY57V281620HCST-P Datasheet
*)
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership.
Free Electronics Engineering Subscription
Win Win Circuit - PCB,PCBA,Touch Screen,LED Lighting
Win Win Circuit LTD. PCB, PCBA, LCD Module
www.wwteq.com
COPYRIGHT 1997-2024 ChipDocs  ALL RIGHT RESERVED