The HD74HC393 is incremented on the high to low transition (negative edge) of the clock input, and each has an independent clear input. when clear is set high all four bits of each counter are set to a low level. This enables count trucation and allows the implementation of divide-by-N counter configurations.