The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition, is transferred to the corresponding flip-flops's Q output All outputs will be forced Low independently of Clock or Data inputs by a Low voltage level on the M R input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.