ChipDocs - Datasheet Source for Semiconductor and Electronic Circuit Components
More than
4 307 195 
components listed
Partname:GS84018T-100
Description:100MHz 12ns 256K x 18 4Mb sync NBT SRAM
Manufacturer:
Package:TQFP
Pins:100
Oper. temp.:0 to 70
Datasheet:PDF (627K).
Click here to download *)

The function of the Data Output register can be controlled by the user via the FT mode pin/bump (pin 14 in the TQFP and bump 5R in the BGA, ) . Holding the FT mode pin/bump low places the RAM in Flow through mode, causing output data to bypass the Data Output Register. Holding FT high places the RAM in Pipelined Mode, activating the rising edge triggered Data Output Register.

Click here to download GS84018T-100 Datasheet
Click here to download GS84018T-100 Datasheet
*)
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership.
Free Electronics Engineering Subscription
Win Win Circuit - PCB,PCBA,Touch Screen,LED Lighting
Win Win Circuit LTD. PCB, PCBA, LCD Module
www.wwteq.com
COPYRIGHT 1997-2024 ChipDocs  ALL RIGHT RESERVED