|
|
|
|
| Partname: | GS832218C-150 |
| Description: | 150MHz 10ns 2M x 18 36Mb DCD pipelined/flow through SRAM |
| Manufacturer: | |
| Package: | BGA |
| Pins: | 209 |
| Oper. temp.: | 0 to 70 |
| Datasheet: | PDF (1.12M).
Click here to download *) |
The function of the Data Output register can be controlled by the user via the FT mode . Holding the FT mode pin low places the RAM in Flow Through mode, causing output data to bypass the Data Output Register. Holding FT high places the RAM in Pipeline mode, activating the rising-edge-triggered Data Output Register. |
|
Click here to download GS832218C-150 Datasheet*) |
 |
| *)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|
