|
|
|
|
| Partname: | GS8321EV36E-250I |
| Description: | 2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs |
| Manufacturer: | |
| Datasheet: | PDF (978K).
Click here to download *) |
The function of the Data Output register can be controlled by the user via the FT mode pin (Pin 14). Holding the FT mode pin low places the RAM in Flow Through mode, causing output data to bypass the Data Output Register. Holding FT high places the RAM in Pipeline mode, activating the risingedge-triggered Data Output Register. DCD Pipelined Reads |
|
Click here to download GS8321EV36E-250I Datasheet*) |
 |
| *)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|
