|
|
Partname: | GS815036AB-250 |
Description: | 1M x 18, 512K x 36 18Mb Register-Register Late Write SRAM |
Manufacturer: | |
Datasheet: | PDF (992K). Click here to download *) |
There are two mode control select pins (M1 and M2), which allow the user to set the correct read protocol for the design. The GS815018/36A support single clock Pipeline mode, which directly affects the two mode control select pins. In order for the part to fuction correctly, and as specified, M1 must be tied to VSS and M2 must be tied to VDD or VDDQ. This must be set at power-up and should not be changed during operation. |
|
![Click here to download GS815036AB-250 Datasheet](../../../pndecoder/datasheets/GSITE/img/000195.gif) Click here to download GS815036AB-250 Datasheet*) |
![](http://www.chipdocs.com/common/img/1x10t.gif) |
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|