|
|
|
|
| Partname: | FIN1218MTD |
| Description: | LVDS 21-bit serializer/de-serializer. |
| Manufacturer: | Fairchild Semiconductor |
| Package: | TSSOP |
| Pins: | 48 |
| Oper. temp.: | -40 to 85 |
| Datasheet: | PDF (434K).
Click here to download *) |
The FIN1217 and FIN1215 transform 21-bit wide parallel LVTTL (Low Voltage TTL) data into 3 serial LVDS (Low Voltage Differential Signaling) data streams. A phaselocked transmit clock is transmitted in parallel with the data steam over a separate LVDS link. Every cycle of transmit clock 21 bits of input LVTTL data are sampled and transmitted. |
|
Click here to download FIN1218MTD Datasheet*) |
 |
| *)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|
