|
|
Partname: | 74VHC112MTCX_NL |
Description: | Dual J-K Flip-Flops with Preset and Clear |
Manufacturer: | Fairchild Semiconductor |
Package: | TSSOP |
Pins: | 16 |
Datasheet: | PDF (70.5K). Click here to download *) |
The VHC112 is an advanced high speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The VHC112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. The LOW signal on PR or CLR prevents clocking and forces Q and Q HIGH, respectively. |
|
Click here to download 74VHC112MTCX_NL Datasheet*) |
|
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|