|
|
|
|
| Partname: | 74F109SCX_NL |
| Description: | Dual JK# Positive Edge-Triggered Flip-Flop |
| Manufacturer: | Fairchild Semiconductor |
| Package: | SOIC |
| Pins: | 16 |
| Datasheet: | PDF (77.9K).
Click here to download *) |
The F109 consists of two high-speed, completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-type flip-flop (refer to F74 data sheet) by connecting the J and K inputs. |
|
Click here to download 74F109SCX_NL Datasheet*) |
 |
| *)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|
