|
|
|
|
| Partname: | EDE5108AJBG |
| Description: | 512M bits DDR2 SDRAM |
| Manufacturer: | |
| Datasheet: | PDF (620K).
Click here to download *) |
The high-speed data transfer is realized by the 4 bits prefetch pipelined architecture Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the receiver |
|
Click here to download EDE5108AJBG Datasheet*) |
 |
| *)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|
