|
|
Partname: | EDD5108AFTA |
Description: | 512M bits DDR SDRAM |
Manufacturer: | |
Datasheet: | PDF (488K). Click here to download *) |
The high-speed data transfer is realized by the 2 bits prefetch pipelined architecture Bi-directional data strobe (DQS) is transmitted /received with data for capturing data at the receiver Data inputs, outputs, and DM are synchronized with DQS |
|
 Click here to download EDD5108AFTA Datasheet*) |
 |
*)Datasheets downloading from ChipDocs is only for our members (paid service). REGISTER NOW for your membership. |
|
|
|